A Methodology for the Design of MOS Current-Mode Logic Circuits

Giuseppe Caruso, Alessio Macchiarella

    Risultato della ricerca: Articlepeer review

    10 Citazioni (Scopus)


    In this paper, a design methodology for the minimization of various performance metrics of MOS Current-Mode Logic (MCML) circuits is described. In particular, it allows to minimize the delay under a given power consumption, the power consumption under a given delay and the power-delay product. Design solutions can be evaluated graphically or by simple and effective automatic procedures implemented within the MATLAB environment. The methodology exploits the novel concepts of crossing-point current and crossing-point capacitance. A useful feature of it is that it provides the designer with useful insights into the dependence of the performance metrics on design variables and fan-out capacitance. The methodology was validated by designing several MCML circuits in an IBM 130 nm CMOS process.
    Lingua originaleEnglish
    pagine (da-a)172-181
    Numero di pagine10
    RivistaIEICE Transactions on Electronics
    Stato di pubblicazionePublished - 2010

    All Science Journal Classification (ASJC) codes

    • ???subjectarea.asjc.2500.2504???
    • ???subjectarea.asjc.2200.2208???


    Entra nei temi di ricerca di 'A Methodology for the Design of MOS Current-Mode Logic Circuits'. Insieme formano una fingerprint unica.

    Cita questo