### Abstract

Lingua originale | English |
---|---|

Stato di pubblicazione | Published - 2012 |

### Fingerprint

### All Science Journal Classification (ASJC) codes

- Information Systems

### Cita questo

}

TY - CONF

T1 - A dual-core coprocessor with native 4D Clifford algebra support

AU - Sorbello, Filippo

AU - Gentile, Antonio

AU - Vassallo, Giorgio

AU - Franchini, Silvia Giuseppina

AU - Vitabile, Salvatore

PY - 2012

Y1 - 2012

N2 - Geometric or Clifford Algebra (CA) is a powerful mathematical tool that is attracting a growing attention in many research fields such as computer graphics, computer vision, robotics and medical imaging for its natural and intuitive way to represent geometric objects and their transformations. This paper introduces the architecture of CliffordCoreDuo, an embedded dual-core coprocessor that offers direct hardware support to four-dimensional (4D) Clifford algebra operations. A prototype implementation on an FPGA board is detailed. Experimental results show a 1.6× average speedup of CliffordCoreDuo in comparison with the baseline mono-core architecture. A potential cycle speedup of about 40× over Gaigen 2, a geometric algebra software library generator for general-purpose processors, is also demonstrated.

AB - Geometric or Clifford Algebra (CA) is a powerful mathematical tool that is attracting a growing attention in many research fields such as computer graphics, computer vision, robotics and medical imaging for its natural and intuitive way to represent geometric objects and their transformations. This paper introduces the architecture of CliffordCoreDuo, an embedded dual-core coprocessor that offers direct hardware support to four-dimensional (4D) Clifford algebra operations. A prototype implementation on an FPGA board is detailed. Experimental results show a 1.6× average speedup of CliffordCoreDuo in comparison with the baseline mono-core architecture. A potential cycle speedup of about 40× over Gaigen 2, a geometric algebra software library generator for general-purpose processors, is also demonstrated.

UR - http://hdl.handle.net/10447/76855

M3 - Paper

ER -